Abstract-Polycrystalline silicon thin-film transistors (TFTs) with metallic gates and junctions realized using a three-mask metal-replaced junction (MERJ) technology have been fabricated and characterized. Compared to those of a conventional TFT, the process of making a MERJ TFT is simplified, and the resistance of the junctions and gate is reduced. The low resistance of the metallic junctions allows a greater recovery of the intrinsic characteristics of a MERJ TFT, and the reduced signal delay on a low-resistance metallic gate line makes the TFT particularly suitable for realizing large-area active-matrix flat-panel displays.
I. INTRODUCTION
T HOUGH most active-matrix flat-panel displays are fabricated using amorphous-silicon (a-Si) thin-film transistors (TFTs) because of the simplicity of the technology [1] , the relatively low field-effect mobility (µ FE ) of a-Si TFTs limits their application to only the realization of the pixel switches [2] . Further integration of drivers and other circuits requires TFTs with higher µ FE , such as those based on polycrystalline silicon (poly-Si) [3] , [4] .
In terms of mask count and process complexity, the construction of circuits based on poly-Si TFTs is comparable to that based on bulk Si transistors and requires a minimum of four masking steps. The mask count is at least 50% higher for circuits containing complementary n-and p-type TFTs. For poly-Si TFTs fabricated on glass, the problem of high junction resistance is aggravated by the reduced dopant activation at the typically low process temperature [5] . High parasitic resistance degrades the apparent performance of a TFT [6] .
The replacement of poly-Si with aluminum (Al) has been previously applied to the formation of high-aspectratio contact plugs [7] and the gate electrode of a bulk metal-oxide-semiconductor transistor [8] . It is more recently applied to the formation of p-channel poly-Si TFTs with metal-replaced junctions (MERJs) [9] . The construction of active-matrix displays based only on p-channel TFTs has been proposed [10] because of higher device reliability [11] and reduced process complexity. A simple three-mask MERJ process is presently proposed to realize a poly-Si TFT with metallic gate, source, and drain. The low-resistance metallic source and drain junctions allow a significant recovery of the intrinsic characteristics of a MERJ TFT. The signal delay on the long "scan" lines that are used to drive the rows of the gates of the pixel switch TFTs in an active-matrix panel is roughly proportional to the product of the total line resistance and line capacitance. The reduced delay on a low-resistance metallic gate line makes the MERJ TFTs particularly suitable for realizing large-area active-matrix panels.
II. DEVICE FABRICATION
As starting substrates, 100-mm-diameter (100)-oriented Si wafers covered with 500-nm thermally grown Si dioxide were used. A 35-nm-thick a-Si layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550
• C and patterned to form the active islands before the conventional nickelbased metal-induced crystallization (MIC) [12] at 550
• C was performed. After the deposition of a 70-nm-thick LPCVD low-temperature oxide (LTO) at 450
• C as the gate insulator layer, the Al replacement windows (Fig. 1) were opened. This was followed by a sequential deposition of a double layer of 2-µm-thick Al-1%Si alloy and 300-nm-thick titanium (Ti) by sputtering. After heat treatment at 400
• C for 2.5 h in atmospheric pressure nitrogen, the nominally undoped poly-Si in the vicinity of the replacement windows was replaced by Al at a rate of ∼ 2.5 µm/h. The replacement Al eventually formed the source and drain junctions of a MERJ TFT. Any remaining Ti was removed in concentrated hydrofluoric acid. Finally, the Al layer was patterned to form the interconnections and the gate electrodes. The resulting TFTs were characterized using an HP 4156 semiconductor parameter analyzer.
The realization of a conventional poly-Si TFT requires at least four masks and a heat treatment step to activate the implanted junctions. With the use of only three masks and the elimination of the dopant-activation step, both the complexity and the temperature of making a MERJ TFT are greatly reduced. Similar to the case of the conventional a-Si TFT technology, the source and drain junctions are not self-aligned to the gate electrode. The amount of the misalignment between the gate and the junctions is controlled by the overlay accuracy.
III. RESULTS AND DISCUSSION
The sheet resistance of the resulting Al gate is measured to be ∼ 0.02 Ω, with a corresponding resistivity of ∼ 4 µΩ · cm that is close to the intrinsic resistivity of Al. The sheet resistance of the Al source and drain of a MERJ TFT is ∼ 2 Ω, which corresponds to a resistivity of ∼ 7 µΩ · cm that is approximately double the intrinsic resistivity of Al. Similar increase in resistivity, which is attributed to the reduced purity of the replacement Al, has been reported [13] . The total parasitic source and drain resistance of a MERJ TFT is ∼ 1.6 Ω.
Shown in Figs. 2 and 3 are the respective normalized drain-current [14] , which is an acceptor in Si [15] , into the channel regions adjacent to the metallic Al junctions, the MERJ TFTs exhibit typical p-channel device characteristics even without any deliberate junction doping.
Obtained from the transfer characteristics (Fig. 2) of the L = 20 µm TFT in Fig. 2 Fig. 2 and without correcting for the parasitic junction resistance, an apparent µ FE of ∼ 45.5 cm 2 /V · s is extracted. Fig. 4 is generated using the data extracted from the transfer characteristics of a series of MERJ TFTs at V ds = −0.05 V. A process-induced channel length reduction ∆L ≡ L − L eff of ∼ 1.2 µm and an "intrinsic" µ FE of ∼ 46.3 cm 2 /V · s can be extracted using the procedure outlined in [5] . The latter is only slightly higher than the apparent µ FE of ∼ 45.5 cm 2 /V · s, thus verifying the insignificant impact of the low parasitic junction resistance of ∼ 1.6 Ω.
IV. CONCLUSION
Poly-Si TFTs with metal gate and junctions realized using a simple three-mask MERJ technology have been fabricated and characterized. The resistance of the gate and the junctions is greatly reduced. The low parasitic junction resistance makes it possible to unmask the intrinsic characteristics of a MERJ TFT.
